VE7UWU/sdrangel
1
0
Fork 0
mirror of https://github.com/f4exb/sdrangel.git synced 2025-06-24 13:05:21 -04:00
Code Issues Projects Releases Wiki Activity
10,084 Commits 4 Branches 372 Tags
1df07b21ae
Commit Graph

4 Commits

Author SHA1 Message Date
Daniele Forsi
8c3f7e3775 Remove unused includes and use more direct includes 2024-04-11 23:31:34 +02:00
srcejon
2a29a69a3e AIS, DSC, End-of-Train, Packet, Radiosonde: All packet date/time to come from File Input device or system clock. 2024-03-03 21:24:54 +00:00
f4exb
3a944fa209 Rewriting of copyright notices for plugins/channelrx. Part of 2023-11-18 12:02:48 +01:00
Jon Beniston
04db22584a Add DSC demodulator 2023-05-15 16:40:43 +01:00