VE7UWU/sdrangel
1
0
Fork 0
mirror of https://github.com/f4exb/sdrangel.git synced 2025-07-15 23:35:23 -04:00
Code Issues Projects Releases Wiki Activity
6,796 Commits 5 Branches 373 Tags
Commit Graph

1 Commits

Author SHA1 Message Date
Jon Beniston
5d5b221e83 Add Costas Loop PLL in Channel Analyzer 
Add loop bandwidth and other PLL controls to Channel Analyzer GUI.
Fix bug where PLL lock frequency would be incorrect by the decimation
factor.
 2021-03-05 13:37:49 +00:00