mirror of
				https://github.com/f4exb/sdrangel.git
				synced 2025-10-31 04:50:29 -04:00 
			
		
		
		
	
		
			
				
	
	
		
			143 lines
		
	
	
		
			6.2 KiB
		
	
	
	
		
			C++
		
	
	
	
	
	
			
		
		
	
	
			143 lines
		
	
	
		
			6.2 KiB
		
	
	
	
		
			C++
		
	
	
	
	
	
| ///////////////////////////////////////////////////////////////////////////////////
 | |
| // Copyright (C) 2016, 2019 Edouard Griffiths, F4EXB <f4exb06@gmail.com>         //
 | |
| //                                                                               //
 | |
| // Integer half-band FIR based interpolator and decimator                        //
 | |
| // This is the even/odd and I/Q stride with double buffering variant             //
 | |
| // This is the SIMD intrinsics code                                              //
 | |
| //                                                                               //
 | |
| // This program is free software; you can redistribute it and/or modify          //
 | |
| // it under the terms of the GNU General Public License as published by          //
 | |
| // the Free Software Foundation as version 3 of the License, or                  //
 | |
| // (at your option) any later version.                                           //
 | |
| //                                                                               //
 | |
| // This program is distributed in the hope that it will be useful,               //
 | |
| // but WITHOUT ANY WARRANTY; without even the implied warranty of                //
 | |
| // MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the                  //
 | |
| // GNU General Public License V3 for more details.                               //
 | |
| //                                                                               //
 | |
| // You should have received a copy of the GNU General Public License             //
 | |
| // along with this program. If not, see <http://www.gnu.org/licenses/>.          //
 | |
| ///////////////////////////////////////////////////////////////////////////////////
 | |
| 
 | |
| #ifndef SDRBASE_DSP_INTHALFBANDFILTERSTI_H_
 | |
| #define SDRBASE_DSP_INTHALFBANDFILTERSTI_H_
 | |
| 
 | |
| #include <stdint.h>
 | |
| 
 | |
| #if defined(USE_SSE4_1)
 | |
| #include <smmintrin.h>
 | |
| #endif
 | |
| 
 | |
| #include "hbfiltertraits.h"
 | |
| 
 | |
| template<uint32_t HBFilterOrder>
 | |
| class IntHalfbandFilterSTIntrinsics
 | |
| {
 | |
| public:
 | |
|     static void work(
 | |
|             int32_t samples[HBFilterOrder][2],
 | |
|             int32_t& iEvenAcc, int32_t& qEvenAcc,
 | |
| 			int32_t& iOddAcc, int32_t& qOddAcc)
 | |
|     {
 | |
| #if defined(USE_SSE4_1)
 | |
|         int a = HBFIRFilterTraits<HBFilterOrder>::hbOrder - 2; // tip
 | |
|         int b = 0; // tail
 | |
|         const int *h = (const int*) HBFIRFilterTraits<HBFilterOrder>::hbCoeffs;
 | |
|         __m128i sum = _mm_setzero_si128();
 | |
|         __m128i shh, sa, sb;
 | |
|         int32_t sums[4] __attribute__ ((aligned (16)));
 | |
| 
 | |
|         for (int i = 0; i < HBFIRFilterTraits<HBFilterOrder>::hbOrder / 16; i++)
 | |
|         {
 | |
|             shh = _mm_set_epi32(h[4*i], h[4*i], h[4*i], h[4*i]);
 | |
|             sa = _mm_load_si128((__m128i*) &(samples[a][0])); // Ei,Eq,Oi,Oq
 | |
|             sb = _mm_load_si128((__m128i*) &(samples[b][0]));
 | |
|             sum = _mm_add_epi32(sum, _mm_mullo_epi32(_mm_add_epi32(sa, sb), shh));
 | |
|             a -= 2;
 | |
|             b += 2;
 | |
|             shh = _mm_set_epi32(h[4*i+1], h[4*i+1], h[4*i+1], h[4*i+1]);
 | |
|             sa = _mm_load_si128((__m128i*) &(samples[a][0])); // Ei,Eq,Oi,Oq
 | |
|             sb = _mm_load_si128((__m128i*) &(samples[b][0]));
 | |
|             sum = _mm_add_epi32(sum, _mm_mullo_epi32(_mm_add_epi32(sa, sb), shh));
 | |
|             a -= 2;
 | |
|             b += 2;
 | |
|             shh = _mm_set_epi32(h[4*i+2], h[4*i+2], h[4*i+2], h[4*i+2]);
 | |
|             sa = _mm_load_si128((__m128i*) &(samples[a][0])); // Ei,Eq,Oi,Oq
 | |
|             sb = _mm_load_si128((__m128i*) &(samples[b][0]));
 | |
|             sum = _mm_add_epi32(sum, _mm_mullo_epi32(_mm_add_epi32(sa, sb), shh));
 | |
|             a -= 2;
 | |
|             b += 2;
 | |
|             shh = _mm_set_epi32(h[4*i+3], h[4*i+3], h[4*i+3], h[4*i+3]);
 | |
|             sa = _mm_load_si128((__m128i*) &(samples[a][0])); // Ei,Eq,Oi,Oq
 | |
|             sb = _mm_load_si128((__m128i*) &(samples[b][0]));
 | |
|             sum = _mm_add_epi32(sum, _mm_mullo_epi32(_mm_add_epi32(sa, sb), shh));
 | |
|             a -= 2;
 | |
|             b += 2;
 | |
|         }
 | |
| 
 | |
|         // Extract values from sum vector
 | |
|         _mm_store_si128((__m128i*) sums, sum);
 | |
|         iEvenAcc = sums[0];
 | |
|         qEvenAcc = sums[1];
 | |
|         iOddAcc = sums[2];
 | |
|         qOddAcc = sums[3];
 | |
| #endif
 | |
|     }
 | |
| 
 | |
|     // not aligned version
 | |
|     static void workNA(
 | |
|             int ptr,
 | |
|             int32_t samples[HBFilterOrder*2][2],
 | |
|             int32_t& iEvenAcc, int32_t& qEvenAcc,
 | |
|             int32_t& iOddAcc, int32_t& qOddAcc)
 | |
|     {
 | |
| #if defined(USE_SSE4_1)
 | |
|         int a = ptr + HBFIRFilterTraits<HBFilterOrder>::hbOrder - 2; // tip
 | |
|         int b = ptr + 0; // tail
 | |
|         const int *h = (const int*) HBFIRFilterTraits<HBFilterOrder>::hbCoeffs;
 | |
|         __m128i sum = _mm_setzero_si128();
 | |
|         __m128i shh, sa, sb;
 | |
|         int32_t sums[4] __attribute__ ((aligned (16)));
 | |
| 
 | |
|         for (int i = 0; i < HBFIRFilterTraits<HBFilterOrder>::hbOrder / 16; i++)
 | |
|         {
 | |
|             shh = _mm_set_epi32(h[4*i], h[4*i], h[4*i], h[4*i]);
 | |
|             sa = _mm_loadu_si128((__m128i*) &(samples[a][0])); // Ei,Eq,Oi,Oq
 | |
|             sb = _mm_loadu_si128((__m128i*) &(samples[b][0]));
 | |
|             sum = _mm_add_epi32(sum, _mm_mullo_epi32(_mm_add_epi32(sa, sb), shh));
 | |
|             a -= 2;
 | |
|             b += 2;
 | |
|             shh = _mm_set_epi32(h[4*i+1], h[4*i+1], h[4*i+1], h[4*i+1]);
 | |
|             sa = _mm_loadu_si128((__m128i*) &(samples[a][0])); // Ei,Eq,Oi,Oq
 | |
|             sb = _mm_loadu_si128((__m128i*) &(samples[b][0]));
 | |
|             sum = _mm_add_epi32(sum, _mm_mullo_epi32(_mm_add_epi32(sa, sb), shh));
 | |
|             a -= 2;
 | |
|             b += 2;
 | |
|             shh = _mm_set_epi32(h[4*i+2], h[4*i+2], h[4*i+2], h[4*i+2]);
 | |
|             sa = _mm_loadu_si128((__m128i*) &(samples[a][0])); // Ei,Eq,Oi,Oq
 | |
|             sb = _mm_loadu_si128((__m128i*) &(samples[b][0]));
 | |
|             sum = _mm_add_epi32(sum, _mm_mullo_epi32(_mm_add_epi32(sa, sb), shh));
 | |
|             a -= 2;
 | |
|             b += 2;
 | |
|             shh = _mm_set_epi32(h[4*i+3], h[4*i+3], h[4*i+3], h[4*i+3]);
 | |
|             sa = _mm_loadu_si128((__m128i*) &(samples[a][0])); // Ei,Eq,Oi,Oq
 | |
|             sb = _mm_loadu_si128((__m128i*) &(samples[b][0]));
 | |
|             sum = _mm_add_epi32(sum, _mm_mullo_epi32(_mm_add_epi32(sa, sb), shh));
 | |
|             a -= 2;
 | |
|             b += 2;
 | |
|         }
 | |
| 
 | |
|         // Extract values from sum vector
 | |
|         _mm_store_si128((__m128i*) sums, sum);
 | |
|         iEvenAcc = sums[0];
 | |
|         qEvenAcc = sums[1];
 | |
|         iOddAcc = sums[2];
 | |
|         qOddAcc = sums[3];
 | |
| #endif
 | |
|     }
 | |
| };
 | |
| 
 | |
| 
 | |
| 
 | |
| #endif /* SDRBASE_DSP_INTHALFBANDFILTERSTI_H_ */
 |